




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5 : <b>H01L 21/20</b>	<b>A1</b>	(11) International Publication Number: <b>WO 91/05366</b> (43) International Publication Date: <b>18 April 1991 (18.04.91)</b>
(21) International Application Number: <b>PCT/US90/05432</b> (22) International Filing Date: <b>28 September 1990 (28.09.90)</b> (30) Priority data: <b>414,225</b> <b>29 September 1989 (29.09.89) US</b> (71) Applicant: <b>THE GOVERNMENT OF THE UNITED STATES OF AMERICA</b> , as represented by <b>THE SECRETARY OF THE DEPARTMENT OF THE NAVY [US/US]</b> ; Naval Research Laboratory, Washington, DC 20375-5000 (US). (72) Inventors: <b>GODBAY, David, J. ; HUGHES, Harold, L. ;</b> Code 6816, Naval Research Laboratory, Washington, DC 20375-5000 (US). <b>KUB, Francis, J. ;</b> Code 6813, Naval Research Laboratory, Washington, DC 20375-5000 (US).	(74) Agent: <b>McDONNELL, Thomas, E.</b> ; Associate Counsel (Patents), Code 3008.2, Naval Research Laboratory, Washington, DC 20375-5000 (US). (81) Designated States: <b>AT</b> (European patent), <b>BE</b> (European patent), <b>CA</b> , <b>CH</b> (European patent), <b>DE</b> (European patent)*, <b>DK</b> (European patent), <b>ES</b> (European patent), <b>FR</b> (European patent), <b>GB</b> (European patent), <b>IT</b> (European patent), <b>JP</b> , <b>KR</b> , <b>LU</b> (European patent), <b>NL</b> (European patent), <b>SE</b> (European patent). Published <i>With international search report.</i>	

(54) Title: METHOD OF PRODUCING A THIN SILICON-ON-INSULATOR LAYER



## (57) Abstract

A process for fabricating thin film silicon wafers using a novel etch stop composed of a silicon-germanium alloy (24) includes properly doping a prime silicon wafer (20) for the desired application, growing a strained  $\text{Si}_{1-x}\text{Ge}_x$  alloy layer (24) onto seed wafer (20) to serve as an etch stop, growing a silicon layer (26) on the strained alloy layer with a desired thickness to form the active device region, oxidizing the prime wafer (20) and a test wafer (30), bonding the oxide surfaces of the test (30) and prime wafers (20), machining the backside of the prime wafer (20) and selectively etching the same to remove the silicon (20 and 22) removing the strained alloy layer (24) by a non-selective etch, thereby leaving the device region silicon layer (26). In an alternate embodiment, the process includes implanting germanium, tin, or lead ions to form the strained etch stop layer (24).

#### DESIGNATIONS OF "DE"

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MC	Monaco
AU	Australia	FI	Finland	MG	Madagascar
BB	Barbados	FR	France	ML	Mali
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Fasso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GR	Greece	NL	Netherlands
BJ	Benin	HU	Hungary	NO	Norway
BR	Brazil	IT	Italy	PL	Poland
CA	Canada	JP	Japan	RO	Romania
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	LI	Licchtenstein	SN	Senegal
CM	Cameroon	LK	Sri Lanka	SU	Soviet Union
DE	Germany	LU	Luxembourg	TD	Chad
DK	Denmark			TG	Togo
				US	United States of America

METHOD OF PRODUCING A THIN SILICON-ON-INSULATOR LAYERBACKGROUND OF THE INVENTION5 Field Of The Invention

This invention is directed to a method of forming a silicon-on-insulator structure and more particularly to the formation of such a structure using a novel etch stop comprising a silicon-germanium alloy.

10

Background Description

In the present era of very large scale integration (VLSI), in which the dimensions of transistors and other semiconductor structures are shrinking below one  
15 micrometer, a host of new problems must be addressed. In general, greater isolation is required between devices. For CMOS applications, this isolation must prevent latch-up. At the same time, this increased isolation must not be provided at the expense of available chip space.

20 Silicon-on-insulator (SOI) technology appears to be a particularly promising method of addressing this problem. Silicon-on-insulator substrates are in use for the fabrication of devices that are high speed, resistant to latch up, and are radiation hard. Separation by  
25 Implanted oxygen (SIMOX) has been the most thoroughly studied SOI system to date to replace silicon on sapphire. A general example of this technology is shown in the article by R.J. Lineback, "Buried Oxide Marks Route to SOI Chips", Electronics Week, Oct, 1, 1984, pp.  
30 11-12. As shown in this article, oxygen ions are implanted into a bulk silicon to form a buried oxide layer therein. The implant is then annealed for two hours so that portion of the silicon lying above the buried oxide is single-crystal silicon. The various  
35 semiconductor devices are then formed on the single-crystal layer. The underlying buried oxide provides

- 2 -

isolation between adjacent devices and the substrate region.

Although SIMOX is a promising technology, threading dislocations generated by the implantation in the active device region limit the performance of the material. In addition, the buried oxide is of poor quality resulting in back channel leakage.

Bond and etch back silicon-on-insulator (BESOI) technology, as an alternative to SIMOX, has the advantage of a cleaner oxide/silicon interface with less defects and charge trapping states at the buried oxide. This material is generated by oxidizing the seed and/or handle wafers, followed by bonding the two wafers. The active device region is generated on the seed wafer by lapping and etching to the desired film thickness. Although this technology is suitable for the fabrication of 600 nm SOI, the presence of an etch stop is essential to achieve SOI wafers with a nominal thickness of 500 nm or less.

Heavily doped boron regions placed by diffusion or implantation into the silicon have been reported to make an effective etch stop, and CMOS devices fabricated from these materials have been reported. Silicon membrane technology uses similar techniques to fabricate these materials. The limitations inherent in the utilization of boron is that boron is a p-type dopant in silicon. Both implantation and diffusion of boron results in residual p doping of the silicon film. Also, boron incorporated by ion implantation and annealing results in the generation of threading dislocations in the device region. This limits the performance of devices made from these materials.

SUMMARY OF THE INVENTION

Accordingly, it is an object of the invention to provide an improved silicon-on-insulator (SOI) fabrication process.

It is another object of the invention to provide a silicon-on-insulator process by which the thickness of the final silicon layer is substantially uniform and defect free.

It is yet another object of the invention to provide an improved silicon-on-insulator fabrication process in which the etching of the final silicon layer may be more precisely controlled without leaving residual dopants and defects in the final silicon layer.

It is a further object of this invention to generate SOI wafers with a nominal thickness of 500nm or less.

These and other objects of the invention are realized in a process of forming a thin silicon-on-insulator structure having a defect free device regions.

A strained etch-stop layer is formed upon a silicon substrate, wherein the etch-stop layer consists of a silicon-germanium alloy. After a silicon cap layer is formed upon the strained etch-stop layer, the silicon cap layer is bonded to a mechanical substrate. Finally the silicon substrate and the strained etch stop layers are removed without removing underlaying portions of the silicon cap layer, whereby the underlaying portions of the silicon cap layer remain on the mechanical substrate to form the thin semiconductor layer.

The advantages of this invention over the old methods is that the etch stop is grown into the wafer using techniques such as molecular beam epitaxy or chemical vapor deposition thereby minimizing the introduction of defects. No implantation step is necessary, although an alternative method for generating the etch stop layer is by ion implantation of germanium.

- 4 -

In addition, since germanium is not an electrically active dopant in silicon, no residual p<sup>+</sup> or n<sup>+</sup> doping is left behind following processing.

Other objects, features and advantages of the invention will be apparent to those skilled in the art from the description of the preferred embodiment as described below and also recited in the claims.

#### BRIEF DESCRIPTION OF THE DRAWINGS

10

A more complete appreciation of the invention, and many of the attendant advantages thereof, will be readily obtained as the same become better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:

Figure 1 is an illustration of a seed wafer;  
Figure 2 is an illustration of a handle wafer;  
Figure 3 is an illustration of the seed and handle wafers bonded together;

Figure 4 is an illustration of the structure of Figure 3 after lapping and polishing;

Figure 5 is an illustration of the structure of Figure 4 after selectively etching down to the silicon-germanium alloy layer;

Figure 6 is an illustration of an SOI structure of the preferred embodiment;

Figure 7 is an illustration of a second embodiment of the invention;

Figure 8 is an illustration of the resulting SOI structure of the second embodiment of the invention;

Figures 9 and 10 are illustrations of a seed and handle wafer of a third embodiment of the invention;

Figure 11 is an illustration of the seed and handle wafers of the third embodiment after being bonded together;

- 5 -

Figure 12 is an illustration of the resulting SOI structure of the third embodiment; and

Figure 13 is an illustration of a seed wafer of a fourth embodiment of the invention.

5

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

A solution to the problems detailed in the Background of The Invention is the use of an as-grown Si,  
10  $\text{Ge}_x$  alloy strained layer as an etch stop in the fabrication of thin film silicon utilizing bond-and-etchback silicon-on-insulator (BESOI) technology.

In this process, a strained layer silicon-germanium alloy is grown on a silicon substrate, followed by a  
15 silicon cap of variable thickness. This cap is the region where devices will be built following bonding, thinning, and etch back, hence it is important that the cap is left defect and impurity free.

Referring now to the drawings and more particularly  
20 to FIGURE 1, a silicon seed wafer with an incorporated etch stop is prepared as follows. First a p or n doped silicon wafer 20 is chemically cleaned using a standard cleaning procedure. The cleaned wafer 20 is then loaded into a system capable of growing epitaxial silicon or  
25 germanium. Both molecular beam epitaxy (MBE) and chemical vapor deposition (CVD) are currently viable means of epitaxial growth. Following a brief degassing and loading of the wafer into the growth chamber, the silicon oxide is removed in-situ by heating to 700-  
30 1100°C, more preferably 750-950°C, and most preferably 800-900°C. Oxide removal is also possible by heating in a silicon flux, or by bombardment by noble gas ions.

A silicon buffer layer 22, is then grown on wafer  
20. Although not required for this invention, the buffer  
35 layer 22 helps to obtain a smooth silicon surface with no pitting or holes. This buffer layer 22 is grown at

- 6 -

approximately 650°C, with a thickness of 100Å-1μm thick. A preferred thickness for the buffer layer 22 is 300-500Å. An etch stop layer 24 is then grown on the buffer layer 22. The etch stop layer 24 can be grown  
5 into the seed wafer by techniques such as molecular beam epitaxy or chemical vapor deposition. These growth techniques are well developed and generate a sharp silicon/alloy interface. The etch stop layer 24 may be a  $\text{Si}_{1-x}\text{Ge}_x$  alloy, where  $x = 0.1 - 0.5$ . More preferably  $x =$   
10 0.2-0.4. In the preferred embodiment, the etch stop layer 24 is a  $\text{Si}_{0.7}\text{Ge}_{0.3}$  alloy, and is grown at 400-900°C, more preferably 500-800°C, on the buffer layer 22. The thickness of the etch stop layer 24 is between 100-5000Å. A more preferred thickness is 200-700Å. The etch stop  
15 layer 24 may also be comprised of alloys consisting of silicon and other group IV elements such as tin and lead.

A silicon cap layer 26 is then grown on the silicon-germanium alloy layer 24 with a thickness of 200Å - 1μm. The silicon cap layer 26 is grown at 400-900°C, more  
20 preferably 500-800°C. The doping type and doping concentration of this epitaxial cap layer 26 is determined by the device to be fabricated. With this invention, a silicon cap layer 26 can be grown as small as 10Å. However, with current technology, 1/4-1/2 μm is  
25 the practical limit. Following deposition, the seed wafer of FIGURE 1 is cooled to room temperature and removed from the growth system.

A handle wafer, illustrated in FIGURE 2, is made by thermally oxidizing a surface of a silicon wafer 20 to  
30 form an SOI insulating layer 32 of  $\text{SiO}_2$ . A (100) face on the wafer 30 provides a good interface to  $\text{SiO}_2$  and good anisotropic etch characteristics. The epitaxial layer 26 of the seed wafer is also oxidized to form insulating layer 28 thereupon. The seed wafer and the handle wafer  
35 are then placed on top of one another, as illustrated in FIGURE 3, so that the insulating layers 28 and 32 are



- 7 -

contacting to form insulating layer 29. Alternatively, either the seed wafer, of FIGURE 1, or the handle wafer alone, of FIGURE 2, could be oxidized to form the insulating layer 29 of FIGURE 3. The thickness of the oxide layers 28 and 32 can vary depending on the thickness required to achieve isolation between the handle wafer and silicon cap layer 26. This will depend upon the ultimate device being fabricated from the SOI material.

Which of the seed and handle wafers is on top is immaterial. The seed wafer and the substrate wafer are then bonded by annealing the contacting wafers in an oxidizing atmosphere of either wet or dry oxygen at a temperature greater than approximately 700°C. Bonding at 700-1000°C in steam will yield a tightly bound pair. Alternative bonding techniques are described in U.S. Pat. No. 3,332,137 to Kenney and U.S. Pat. No. 3,959,045 to Antypas.

The Si region 20 of the bonded pair is now superfluous. Its primary use was for the formation and support of the epitaxial layer 26. The excess Si region 20 is removed by one of a variety of methods. For example, it can be mechanically removed by grinding and/or chemical polishing followed by an etching in hydrofluoric-nitric-acetic (HNA) solution. The use of HNA is discussed by Muraoka et al. in a chapter entitled "Controlled Preferential Etching Technology" appearing in the book "Semiconductor Silicon 1973" (Electrochemical Society, Princeton, NJ, eds. Huff and Burgess) at page 326. Thus the majority of the excess Si region 20 is removed leaving approximately 1-2 $\mu$ m of silicon above the silicon-germanium alloy etch-stop layer 24, the cap layer 26, and the bulk region 30 separated by the insulating layer 29 as shown in FIGURE 4. If the buffer layer 22 is not used, 1-2 $\mu$ m of Si layer 20 will be left after etching and polishing. After polishing, the wafer of FIGURE 4 is

- 8 -

cleaned and placed into a strain sensitive etch bath. As illustrated in FIGURE 4, the remaining silicon ( $1-2\mu\text{m}$ ), which includes the buffer layer 22 is removed by etching using a strain sensitive or selective etchant composed of, for example, 100g KOH, 4g  $\text{K}_2\text{Cr}_2\text{O}_7$ , and 100 mL propanol in 400 mL of water at  $25^\circ\text{C}$  in a temperature controlled rotary etch system.

For example, the undoped silicon layer 20 and buffer layer 22 have been shown to etch at a rate of 17-20nm/min. The as grown  $\text{Si}_{0.7}\text{Ge}_{0.3}$  alloy has been shown to etch at a rate of 1nm/min with a selectivity of better than 17:1. Therefore, when the etch reaches the surface of the strained alloy layer 24, the etch rate slows considerably. With a 60nm strained alloy layer 24, it takes about one hour for breakthrough of the etch stop region 24. Therefore, during the hour interval, the wafer must be removed from the selective etch before it etches through to the cap layer 26.

Next, the structure of FIGURE 5 is subjected to a second etch which will attack and selectively remove the silicon-germanium alloy layer 24. For example, the second etch may comprise ammonia, hydrogen peroxide, and water in a 1:1:4 ratio.

Afterwards, The SOI structure of FIGURE 6 remains for further processing to form various semiconductor structures.

The demonstrated etch rate and selectivity of this etch stop/etchant system is effective for thinning processes requiring the removal of  $2\mu\text{m}$  of silicon with a thickness uniformity of 20 nm. For more details on various etches that can be used with this invention, in addition to alternative bonding methods and alternative mechanical substrates, U.S. Pat. No. 4,601,779 issued to Abernathey et al. on July 22, 1986 is herein incorporated by reference.

In a second embodiment illustrated in FIGURE 7, SOI wafers can be stacked to produce three-dimensional integrated circuits having increased density. A first seed wafer includes a Si region 40 which has grown thereon, a buffer layer 42, an silicon-germanium etch-stop layer 44, followed by a silicon cap layer 46. A second seed wafer includes a Si region 50 which has grown thereon, a buffer layer 52, a silicon-germanium etch-stop layer 54, followed by a silicon cap layer 56. A substrate wafer includes a silicon wafer 60 which is oxidized to form insulating regions 61 and 63 of  $\text{SiO}_2$  on both of its surfaces. The first seed wafer is bonded to insulating region 61 of the substrate wafer and the second seed wafer is bonded to insulating region 63 of the substrate wafer. The processes used to fabricate the structure is the same as used in the preferred embodiment. The only difference being the formation of a second seed wafer and subsequent bonding to a second oxidized region of the substrate wafer. After the bonding process described above, the structure of FIGURE 7 is sequentially etched as described above in regard to FIGURES 1-6 of the preferred embodiment to remove layers 40, 42, 44, 50, 52, 54 and leave the structure of FIGURE 8 for further processing.

In a third embodiment, as illustrated in FIGURE 9, the silicon-germanium etch stop layer 72 is formed by implanting germanium ions into a silicon substrate 70. The implanted ions could also be tin or lead to form silicon-tin or silicon-lead alloys. The germanium ion dose should be sufficient to give an alloy of the proportions as described in the first embodiment, and the germanium ion energy should be selected for the proper penetration depth for the desired epilayer thickness. The processing steps illustrated in FIGURES 10-12 are the same as those for the first embodiment as illustrated in FIGURES 1-6 and described above. Therefore, the

description of these processing steps will not be repeated here.

In a fourth embodiment, illustrated in FIGURE 13, a combination of two separate etch stop layers could be grown into a silicon substrate. For example, boron could be implanted, into a silicon substrate 90, to form a first etch stop layer 92, followed by implantation of germanium ions to form a second etch stop layer 94 of a strained silicon-germanium alloy. The boron ions would be implanted at an energy sufficient to form the first etch stop layer 92 below the silicon-germanium etch stop layer 94. The boron and germanium ions could be implanted before or after formation of oxide layer 96. Alternatively, the separate etch stop layer 92 and 94, could be grown epitaxially by MBE or CVD, with a spacer layer 93 separating the two etch stop layers. Alternatively, one etch stop layer could be grown epitaxially and the other etch stop layer could be implanted or vice versa.

The use of two etch stop layers provides extraordinarily high selectivity due to the boron etch stop layer 92, i.e. the ratio of the etch rate of the silicon layer 90 and the etch stop layer 92. Also, by using the spacer 93 and the silicon-germanium etch stop layer 94, any boron tail will be minimized. After the structure of FIGURE 13 is processed, the silicon layer 90 and etch stop layer 92 would be removed as shown in U.S. Pat. No. 4,601,779 to Abernathey. Layers 93 and 94 would be removed as shown and described in the first embodiment of the invention.

What has been described is a process for fabricating thin film silicon-on-insulator wafers which uses a silicon germanium alloy as an etch stop in bond-and-etchback silicon-on-insulator technology.

With this process as described in the preferred embodiment, silicon films can be grown as thin as desired

- 11 -

utilizing the etch stop  $\text{Si}_{1-x}\text{Ge}_x$  alloy. The etch stop is grown into the material, thereby enabling the growth of a defect free device region since the implantation of the etch stop is unnecessary.

5        Germanium is not an electrically active dopant in silicon, therefore device quality is not limited by the presence of carrier scattering centers from ionized dopants. Complementary devices can therefore be built without compensation. Furthermore, the back channel can  
10 be radiation hardened in a straight forward manner by existing technologies for aerospace and defense technologies.

An alternative use for this technology includes the fabrication of silicon membranes for use as x-ray masks.

15        Obviously, numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described  
20 herein.

- 12 -

**I CLAIM:**

1. A method of forming a thin semiconductor layer upon which semiconductor structures can be subsequently  
5 formed, said method comprising the steps of:  
    selecting one or more silicon substrates;  
    forming an etch-stop layer upon at least one of said one or more silicon substrates, said etch-stop layer comprising an alloy of silicon and one other Group IV  
10 element;  
    forming a silicon cap layer upon said etch-stop layer;  
    bonding said silicon cap layer to a mechanical substrate; and  
15 removing said at least one of said one or more silicon substrates and said etch stop layer without removing underlaying portions of said silicon cap layer, whereby said underlaying portions of said silicon cap layer remain on said mechanical substrate to form said  
20 thin semiconductor layer.
2. The method as recited in claim 1, wherein said etch-stop layer comprises a silicon-tin alloy.
- 25 3. The method as recited in claim 1, wherein said etch-stop layer comprises a silicon-lead alloy.
4. The method as recited in claim 1, wherein said etch-stop layer comprises a silicon-germanium alloy.
- 30 5. The method as recited in claim 4, wherein said silicon-germanium alloy has a composition of  $\text{Si}_{1-x}\text{Ge}_x$ , wherein  $x = 0.1-0.5$ .

- 13 -

6. The method recited in Claim 1, wherein the step of forming said etch-stop layer comprises depositing a layer of an alloy comprising silicon and another group IV element.

5

7. The method recited in claim 6 wherein said alloy comprises a silicon-germanium alloy.

8. The method recited in claim 6 wherein said alloy  
10 comprises a silicon-tin alloy.

9. The method recited in claim 6 wherein said alloy comprises a silicon-lead alloy.

15 10. The method as recited in claim 1, wherein said step of bonding said silicon cap layer to said mechanical substrate comprises the further steps of:

forming a layer of silicon dioxide on an exposed surface of said silicon cap layer;

20 forming a layer of silicon dioxide on an exposed surface of said mechanical substrate;

bringing said layers of silicon dioxide into contact; and

heating said silicon dioxide layers in order to form  
25 a bond therebetween.

- 14 -

11. The method as recited in claim 1, wherein said step of bonding said silicon cap layer to said mechanical substrate comprises the steps of:

forming a layer of silicon dioxide on an exposed  
5 surface of said silicon cap layer;

bringing said layer of silicon dioxide and said mechanical substrate into contact; and

heating said silicon dioxide layer and said mechanical substrate in order to form a bond  
10 therebetween.

12. The method as recited in claim 1, wherein said step of bonding said silicon cap layer to said mechanical substrate comprises the steps of:

15 forming a layer of silicon dioxide on an exposed surface of said mechanical substrate;

bringing said layer of silicon dioxide and said silicon cap layer into contact; and

heating said silicon dioxide layer and said silicon  
20 cap layer in order to form a bond therebetween.

13. The method as recited in claim 1, wherein said step of removing said at least one of said one or more silicon substrates and said etch-stop layer comprises the steps

25 of:

mechanically removing a portion of said at least one of said one or more silicon substrates;



- 15 -

selectively etching remaining portions of said at least one of said one or more silicon substrates and a part of said etch-stop layer with a selective etchant; and

5 etching the remaining portion of said etch-stop layer with a second etchant which selectively removes said etch-stop layer.

14. The method as recited in Claim 1 wherein:

10 said one or more substrates is at least a first and a second substrate, said first substrate is said at least one of said one or more silicon substrates, said etch stop layer is a first etch stop layer, said silicon cap layer is a first silicon cap layer, and said method  
15 further comprising the steps of:

forming an additional etch-stop layer upon said second silicon substrate, said additional etch-stop layer comprising a silicon-germanium alloy;

forming an additional silicon cap layer upon said  
20 additional etch-stop layer;

bonding said second silicon substrate to the opposite surface of said mechanical substrate from said first silicon substrate; and

removing said first and second silicon substrates  
25 and said first and second strained etch stop layers without removing underlying portions of said first and second silicon cap layers, whereby said underlying

- 16 -

portions of said silicon cap layers remain on both surfaces of said mechanical substrate to form the thin semiconductor layers.

- 5 15. The method recited in Claim 1, wherein the step of forming said etch-stop layer comprises the step of:

implanting Group IV ions, other than Silicon, into said silicon layer in order to form a buried silicon-Group IV alloy layer therein.

10

16. The method as recited in claim 16, wherein said ions comprise tin ions, such that said buried layer is comprised of a silicon-tin alloy.

- 15 17. The method as recited in claim 16, wherein said ions comprise lead ions, such that said buried layer is comprised of a silicon-lead alloy.

18. The method as recited in claim 16, wherein said ions  
20 comprise germanium ions, such that said buried layer is comprised of a silicon-germanium alloy.

19. The method of Claim 1, wherein said etch-stop layer is a first etch-stop layer and wherein the step of  
25 forming said etch-stop layer comprises the further steps of:

- 17 -

forming a spacer layer on said first etch-stop layer; forming a second etch-stop layer upon said spacer layer, said second etch-stop layer comprising a silicon-germanium alloy; and

5 forming a silicon cap layer upon said second etch-stop layer; and wherein

said removing step removes said silicon substrate and said first and second etch stop layers without removing underlaying portions of said silicon cap layer.

10

20. The method as recited in claim 19, wherein said ions comprise Germanium ions, such that said buried layer is comprised of a silicon-Germanium alloy.

1/3




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

2/3




FIG. 7




FIG. 8

3/3




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13

# INTERNATIONAL SEARCH REPORT

International Application No. PCT/US90/05432

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (if several classification symbols apply, indicate all) <sup>3</sup>		
According to International Patent Classification (IPC) or to both National Classification and IPC		
IPC (5): H01L 21/20		
U.S. CL: 437/86		
<b>II. FIELDS SEARCHED</b>		
Minimum Documentation Searched <sup>4</sup>		
Classification System	Classification Symbols	
U.S.	437/24, 26, 62, 83, 84, 86, 126, 132, 247, 915, 974; 148/33, 33.3, 33.4, Dig 12, Dig 51, Dig 58, Dig 59, Dig 72, Dig 135, Dig 152; 156/655, 657, 662; 357/49, 54	
Documentation Searched other than Minimum Documentation to the extent that such Documents are included in the Fields Searched <sup>5</sup>		
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT</b> <sup>14</sup>		
Category <sup>*</sup>	Citation of Document, <sup>16</sup> with indication, where appropriate, of the relevant passages <sup>17</sup>	Relevant to Claim No. <sup>18</sup>
A	US, A, 3,959,045 (ANTYPAS) 25 May 1976 see cols. 2-5.	1-13
A	US, A, 4,891,329 (REISMAN) 02 January 1990 see cols. 3-6.	1-13
A	US, A, 4,851,078 (SHORT) 25 July 1989 see cols. 2-7.	1-14
A	US, A, 4,230,505 (WU) 28 October 1980 see cols. 2-4.	1 and 15-20
A	US, A, 3,997,381 (WANLASS) 14 December 1976 see cols. 5-7.	1 and 15-20
A	US, A, 4,601,779 (ABERNATHEY) 22 July 1986 see cols. 3-6.	1 and 15-20
A	US, A, 3,721,588 (HAYS) 20 March 1973 see cols. 3-5.	1-14
A	US, A, 4,255,208 (DEUTSCHER) 10 March 1981 see cols. 3-5.	1-14
(continued)		
<p><sup>*</sup> Special categories of cited documents: <sup>15</sup></p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&amp;" document member of the same patent family</p>		
<b>IV. CERTIFICATION</b>		
Date of the Actual Completion of the International Search <sup>2</sup>		Date of Mailing of this International Search Report <sup>3</sup>
29 NOVEMBER 1990		31 JAN 1991
International Searching Authority <sup>1</sup>		Signature of Authorized Officer <sup>10</sup>
ISA/US		WILLIAM BUNCH

## FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET

A	J. Appl. Phys., Vol. 64, No. 10, pt.1 15 November 1988, W.P. Maszara, "Bonding of silicone wafers for silicon-on-insulator", pages 4943-4948.	1-14
A	Appl. Phys. Lett., Vol. 43, No. 3, 01 August 1983, M. Kimura, "Epitaxial film transfer technique for producing single crystals: filman an insulating substrate", pages 263-265.	1-14

V. ☐ OBSERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE<sup>1</sup>

This international search report has not been established in respect of certain claims under Article 17(2) (a) for the following reasons:

1. ☐ Claim numbers \_\_\_\_\_, because they relate to subject matter<sup>1</sup> not required to be searched by this Authority, namely:

2. ☐ Claim numbers \_\_\_\_\_, because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out<sup>1</sup>, specifically:

3. ☐ Claim numbers \_\_\_\_\_, because they are dependent claims not drafted in accordance with the second and third sentences of PCT Rule 6.4(a).

VI. ☐ OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING<sup>2</sup>

This International Searching Authority found multiple inventions in this international application as follows:

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims of the international application.

2. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims of the international application for which fees were paid, specifically claims:

3. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claim numbers:

4. ☐ As all searchable claims could be searched without effort justifying an additional fee, the International Searching Authority did not invite payment of any additional fee.

## Remark on Protest

☐ The additional search fees were accompanied by applicant's protest.

☐ No protest accompanied the payment of additional search fees.